-

Everspin Technologies to Chair New JEDEC® Task Group Exploring LPDDR Persistent Memory Standard

New effort brings together industry stakeholders to address controller support and interoperability for persistent memory within LPDDR architectures

CHANDLER, Ariz.--(BUSINESS WIRE)--Everspin Technologies, Inc. (NASDAQ: MRAM), the world's leading developer and manufacturer of Magnetoresistive Random Access Memory (MRAM) solutions, today announced that Steffen Hellmold, vice president of corporate strategy, is serving as chair of the JEDEC task group focused on exploring a new LPDDR persistent memory (PMEM) standard.

The task group was established under JEDEC’s JC-42.6 Low Power Memories Subcommittee following expressions of support from several participating member companies. The proposed effort is intended to explore how persistent memory could leverage the existing LPDDR ecosystem while limiting changes to LPDDR DRAM standards and host controllers.

The work is intended to enable controller support for both DRAM and persistent memory, as well as approaches that enable LPDDR DRAM and persistent memory from multiple vendors to operate within compatible system architectures.

Steffen Hellmold, vice president of corporate strategy at Everspin Technologies and chair of the new JEDEC task group, has participated in JEDEC standards activities for more than 30 years. His career spans product development, technology strategy, business development and corporate strategy across the semiconductor, memory and data storage industries.

“I’m excited to support the JEDEC LPDDR Persistent Memory Task Group as it evaluates requirements and possible standards approaches for persistent memory within the LPDDR ecosystem,” Hellmold said. “Everspin brings more than 10 years of experience shipping DDR STT-MRAM for data center applications, giving us a practical understanding of how to integrate persistent memory into customer systems. We look forward to contributing that experience and expertise to the task group’s work.”

The task group brings together participants from across the semiconductor, memory, storage, controller and hyperscale data center ecosystem. Companies interested in participating can find information about JEDEC membership and the LPDDR PMEM effort on the JEDEC website at https://www.jedec.org/join-jedec.

About Everspin Technologies

Everspin Technologies Inc. is the world’s leading provider of Magnetoresistive RAM (MRAM). Everspin MRAM delivers the industry’s most robust, highest-performance, non-volatile memory for Industrial IoT, Data Centers, and other mission-critical applications where data persistence is paramount. Headquartered in Chandler, Arizona, Everspin provides commercially available MRAM solutions to a large and diverse customer base. For more information, visit www.everspin.com

Cautionary Statement Regarding Forward-Looking Statements

This press release contains forward-looking statements regarding future events or results. Forward-looking statements are identified by words such as “will,” “expects” or similar expressions and include, but are not limited to, statements regarding Everspin’s anticipated business plans and business strategy. These forward-looking statements are subject to known and unknown risks, uncertainties, assumptions, and other factors that may cause actual results or outcomes to be materially different from any future results or outcomes expressed or implied by the forward-looking statements, including, without limitation, the risks set forth under the caption “Risk Factors” in Everspin’s Annual Report on Form 10-K for the year ended December 31, 2025 filed with the SEC on March 5, 2026, as well as in Everspin’s subsequent filings with the SEC. Any forward-looking statements made by Everspin in this press release speak only as of the date on which they are made, and subsequent events may cause these expectations to change. Everspin disclaims any obligations to update or alter these forward-looking statements in the future, whether as a result of new information, future events or otherwise, except as required by law.

Contacts

Media Contact:
Everspin Technologies
Stephanie Quinn
T: 480-316-8370
E: stephanie.quinn@everspin.com

Everspin Technologies, Inc.

NASDAQ:MRAM

Release Versions

Contacts

Media Contact:
Everspin Technologies
Stephanie Quinn
T: 480-316-8370
E: stephanie.quinn@everspin.com

More News From Everspin Technologies, Inc.

Everspin Announces Date of Third Quarter 2026 Financial Results Conference Call

CHANDLER, Ariz.--(BUSINESS WIRE)--Everspin Technologies, Inc. (NASDAQ: MRAM), a leading developer and manufacturer of MRAM persistent memory solutions, will release its third quarter 2026 financial results after market close on Wednesday, October 28, 2026. Sanjeev Aggarwal, President and Chief Executive Officer and Bill Cooper, Chief Financial Officer, will host a conference call on Wednesday, October 28, 2026 at 5:00 p.m. Eastern Time to discuss the Company’s financial results. What: Everspin...

Everspin Technologies to Ring Opening Bell in Celebration of 10-Year Nasdaq Anniversary

CHANDLER, Ariz.--(BUSINESS WIRE)--Everspin Technologies, Inc. (NASDAQ: MRAM), a leading developer and manufacturer of MRAM persistent memory solutions, will ring the Nasdaq Opening Bell on Thursday, October 8, 2026, in celebration of the company’s 10th anniversary as a Nasdaq-listed company. Everspin began trading on Nasdaq under the ticker MRAM on October 7, 2016.The ceremony will begin at 9:30 a.m. EDT at the Nasdaq MarketSite in New York City and can be viewed live on Nasdaq’s Bell Ringing Ce...

Everspin Demonstrates World’s First CXL-Connected MRAM at SNIA Developer Conference 2026

CHANDLER, Ariz.--(BUSINESS WIRE)--Everspin Technologies, Inc. (NASDAQ: MRAM), a leading developer and manufacturer of MRAM persistent memory solutions, announced today the successful demonstration of the world’s first Compute Express Link (CXL)-connected MRAM platform at SNIA Developer Conference (SDC) 2026. The demo added a fast persistent memory tier between DRAM and NAND storage that can reduce the time processors and accelerators spend waiting for data and help AI systems run at higher util...
Back to Newsroom