-

Cadence EMX 3D Planar Solver Certified for Samsung Foundry 8nm LPP Process Technology

Highlights

  • EMX 3D Planar Solver empowers customers to achieve accurate, high-capacity EM analysis, resulting in first-pass silicon success and faster time to market
  • EMX 3D Planar Solver achieved strong results across all of Samsung certification criteria

SAN JOSE, Calif.--(BUSINESS WIRE)--Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that the Cadence® EMX® 3D Planar Solver is now certified for use with Samsung Foundry’s advanced 8nm Low Power Plus (LPP) process technology. The EMX Solver is the first electromagnetic (EM) solver on the market to achieve this milestone, having successfully passed all of Samsung’s detailed certification criteria. Joint customers can confidently adopt the EMX Solver into their advanced designs to ensure highly accurate, high-capacity EM analysis, avoiding unintentional parasitics and crosstalk effects. Through this latest collaboration between Cadence and Samsung Foundry, customers can achieve first-pass silicon success and accelerate time to market.

A foundry-certified EM modeling engine is essential for successful block- and chip-level analysis and signoff. Accurate EM models are fundamental for designing ICs for today’s cutting-edge applications. A wide array of inductors featuring various configurations were manufactured and measured by Samsung for the certification process, and the EMX Solver performed with extremely high accuracy in all categories.

With the EMX Solver, customers can simulate large circuit blocks, characterize the EM behavior of passive components, and analyze on-chip parasitics. The solver can analyze advanced-node process fabrication effects, including width- and spacing-dependent effects. The EMX Solver is seamlessly integrated in Cadence’s custom/analog design flow with all Virtuoso® releases, including the AI-based Virtuoso Studio, as well as the Virtuoso Analog Design Environment and Spectre® RF Option.

“Through our longstanding collaboration with Cadence, we’ve provided customers with the powerful tools they need to achieve first-pass silicon success with advanced node designs,” said Sangyun Kim, vice president and head of the Foundry Design Technology Team at Samsung Electronics. “Our strong partnership ensures that customers can leverage the EMX 3D Planar Solver to accelerate design closure with our 8nm LPP process technology.”

“Today’s designs at advanced process nodes must withstand crosstalk effects,” said Ben Gu, corporate vice president of R&D for the Multiphysics System Analysis Business Unit at Cadence. “Accurate, high-capacity EM analysis is essential to safeguard these designs from unintentional parasitics. The Cadence EMX 3D Planar Solver is not only the industry’s gold-standard EM, it now boasts Samsung certification so that our mutual customers can continue designing at the very edge of the technology, confidently.”

The EMX 3D Planar Solver supports the Cadence Intelligent System Design™ strategy, enabling system-on-chip (SoC) design excellence and system innovation. For more information on the EMX 3D Planar Solver, please visit www.cadence.com/go/EMXSolverCertification.

About Cadence

Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For nine years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.

© 2023 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.

Category: Featured

Contacts

Cadence Newsroom
408-944-7039
newsroom@cadence.com

Cadence Design Systems, Inc.

NASDAQ:CDNS
Details
Headquarters: San Jose, California
CEO: Anirudh Devgan
Employees: 12700
Organization: PUB
Revenues: 4.641 Billion (2024)
Net Income: 1.055 Billion (2024)

Release Summary
The Cadence EMX 3D Planar Solver is now certified for use with Samsung Foundry’s advanced 8nm Low Power Plus (LPP) process technology.
Release Versions

Contacts

Cadence Newsroom
408-944-7039
newsroom@cadence.com

More News From Cadence Design Systems, Inc.

Cadence Announces Third Quarter 2026 Financial Results Webcast

SAN JOSE, Calif.--(BUSINESS WIRE)--Cadence (Nasdaq: CDNS) will hold its third quarter 2026 financial results webcast on Monday, October 26, 2026...

Cadence Collaborates With TSMC to Deliver Certified Tool Solutions and Industry-Leading, Silicon-Proven UALink IP on TSMC Advanced Processes

SAN JOSE, Calif.--(BUSINESS WIRE)--Cadence (Nasdaq: CDNS) today announced an expanded partnership with TSMC to deliver advanced capabilities for AI and HPC designers. Cadence has achieved tool certification for TSMC’s advanced A14 process, demonstrated an industry-leading UALink solution in TSMC N3P, and introduced new silicon-proven IP for N3P and N2P technologies. Through this partnership, the companies are enabling agentic AI chip and 3D-IC design flows across TSMC's N3, N2, A16™ and A14 pro...

Cadence Expands ChipStack AI Super Agent with a New Agent for RTL Generation and Early PPA Optimization

SAN JOSE, Calif.--(BUSINESS WIRE)--Cadence (Nasdaq: CDNS) today introduced a new agent for Cadence® ChipStack™ AI Super Agent that automates front‑end digital design and verification—covering power, performance and area (PPA)-driven spec‑to‑RTL generation, RTL analysis, and refinement; all from natural language prompts. Building on the industry’s first agentic workflow for front‑end design and verification announced in February 2026, this RTL Generation Agent extends the ChipStack AI Super Agen...
Back to Newsroom