-

Nisshinbo Micro Devices Inc. Accelerates IC/Module Designs using Cadence Custom IC and System Analysis Technology

Highlights:

  • Nisshinbo Micro Devices Inc. utilized the Virtuoso Studio custom IC design platform to boost layout productivity and gain a 30% reduction in turnaround time for routing analog blocks
  • Seamless integration of the Clarity 3D Solver for system-level EM analysis enabled a 12% simulation improvement

SAN JOSE, Calif.--(BUSINESS WIRE)--Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that Nisshinbo Micro Devices Inc. has deployed multiple Cadence® solutions, including the AI-based Virtuoso® Studio custom IC design platform and Clarity™ 3D Solver, to improve design efficiency and reliably deliver products to market. Using the Clarity 3D Solver, Nisshinbo Micro Devices Inc. has achieved up to a 12% electromagnetic (EM) simulation runtime improvement when compared with their prior solution.

By deploying the AI-based Virtuoso Studio platform, Nisshinbo Micro Devices Inc. has access to a full suite of IC design solutions and tight integration with Cadence’s multiphysics system analysis offerings. Nisshinbo Micro Devices Inc. uses the Virtuoso Schematic Editor for design capturing and the Virtuoso ADE Suite and the integrated Spectre® X Simulator to enable its circuit designers to manage corner simulations, statistical analyses, design centering, and circuit optimization. The Virtuoso Layout Suite contains multiple functions, such as concurrent layout editing and design review, that foster user collaboration. Concurrent layout editing allows the partitioning of a layout into many portions, assigning them to different users who can then work independently on their part of the project. Nisshinbo Micro Devices Inc. designers used this feature to gain a 30% reduction in turnaround time for routing of complex analog blocks.

Nisshinbo Micro Devices Inc. has also adopted the Clarity 3D Solver for EM simulation and analysis of its module designs after confirming a 12% solver runtime advantage. With its novel, innovative and proprietary massively parallel matrix solver, the Clarity 3D Solver delivers near-linear scalability without any loss in accuracy. Capacity, accuracy, and simulation speed are all achieved concurrently with no need to trade off one for another to realize an optimum design solution in a reasonable time. Through its seamless integration and streamlined in-design analysis workflow with Cadence IC packaging and PCB design platforms, engineering productivity and turnaround time (TAT) are significantly improved.

“For us to continue shipping reliable analog IC and module products to the market in a timely manner, we need to keep improving our design efficiency,” said Yasutoshi Hirano, Manager, Design Technology Department, Technology Development Division, Electronic Devices Business Headquarters, Nisshinbo Micro Devices Inc. “Using Cadence Virtuoso Studio, the latest custom IC design solution, and the Cadence Clarity 3D Solver together, we have demonstrated a more comprehensive chip-to-package design environment for faster and more reliable product development.”

Cadence custom IC and system analysis solutions support the Cadence Intelligent System Design™ strategy, accelerating system innovation. For more information, please visit http://www.cadence.com/go/NisshinboSuccess.

About Cadence

Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For nine years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.

© 2023 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.

Category: Featured

Contacts

Cadence Newsroom
408-944-7039
newsroom@cadence.com

Cadence Design Systems, Inc.

NASDAQ:CDNS
Details
Headquarters: San Jose, California
CEO: Anirudh Devgan
Employees: 12700
Organization: PUB
Revenues: 4.641 Billion (2024)
Net Income: 1.055 Billion (2024)

Release Summary
Cadence announced that Nisshinbo Micro Devices has deployed multiple Cadence solutions to improve design efficiency and deliver products to market.
Release Versions

Contacts

Cadence Newsroom
408-944-7039
newsroom@cadence.com

More News From Cadence Design Systems, Inc.

Cadence Announces Third Quarter 2026 Financial Results Webcast

SAN JOSE, Calif.--(BUSINESS WIRE)--Cadence (Nasdaq: CDNS) will hold its third quarter 2026 financial results webcast on Monday, October 26, 2026...

Cadence Collaborates With TSMC to Deliver Certified Tool Solutions and Industry-Leading, Silicon-Proven UALink IP on TSMC Advanced Processes

SAN JOSE, Calif.--(BUSINESS WIRE)--Cadence (Nasdaq: CDNS) today announced an expanded partnership with TSMC to deliver advanced capabilities for AI and HPC designers. Cadence has achieved tool certification for TSMC’s advanced A14 process, demonstrated an industry-leading UALink solution in TSMC N3P, and introduced new silicon-proven IP for N3P and N2P technologies. Through this partnership, the companies are enabling agentic AI chip and 3D-IC design flows across TSMC's N3, N2, A16™ and A14 pro...

Cadence Expands ChipStack AI Super Agent with a New Agent for RTL Generation and Early PPA Optimization

SAN JOSE, Calif.--(BUSINESS WIRE)--Cadence (Nasdaq: CDNS) today introduced a new agent for Cadence® ChipStack™ AI Super Agent that automates front‑end digital design and verification—covering power, performance and area (PPA)-driven spec‑to‑RTL generation, RTL analysis, and refinement; all from natural language prompts. Building on the industry’s first agentic workflow for front‑end design and verification announced in February 2026, this RTL Generation Agent extends the ChipStack AI Super Agen...
Back to Newsroom