-

Cadence Introduces EMX Designer, Delivering More Than 10X Increased Performance for On-Chip Passive Component Synthesis

New EMX Designer synthesizes a wide range of passive devices within a fraction of the time when compared with other solutions

SAN JOSE, Calif.--(BUSINESS WIRE)--Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced the new Cadence® EMX® Designer, a passive device synthesis and optimization technology that delivers, in split seconds, design rule check (DRC)-clean parametric cells (PCells) and accurate electromagnetic (EM) models of passive devices, such as inductors, transformers, T-coils and more. Seamlessly integrated with the Cadence Virtuoso® ADE Product Suite, the EMX Designer solution offers more than 10X faster synthesis times, with significant productivity gains versus other solutions.

The EMX Designer solution lets customers rapidly synthesize DRC-clean passive devices at a touch of a button, based on electrical and geometrical requirements. With unparalleled flexibility, EMX Designer PCells can easily be modified to meet the designers’ exact layout requirements, utilizing a long list of options from a user-friendly interface inside the Virtuoso platform. When used with the EMX 3D Planar Solver, the industry’s gold-standard electromagnetic modeling engine, the EMX Designer solution ensures the accuracy of generated models. The seamless integration with the Virtuoso platform offers users various options for plotting and appending results.

“pSemi evaluated the Cadence EMX Designer solution as we were interested in automating the passive device creation and optimization process for our proprietary PDKs,” said John Sung, Vice President of Engineering Infrastructure at pSemi. “EMX Designer fully met our requirements for PCell flexibility, speed and accuracy. It is seamlessly integrated into the Cadence design flow and will improve the productivity of our design teams.”

“The new EMX Designer solution adds key technology to our leading Custom IC design flow, delivering the most flexible passive-device PCells in record-breaking time while also enabling significant productivity gains,” said Tom Beckley, senior vice president and general manager, Custom IC & PCB Group at Cadence. “We are pleased to offer our customers an expanded, complete, highly differentiated and efficient IC design platform that addresses the early stages of the design all the way through to signoff and closure.”

“Using Cadence’s new EMX Designer solution, our team was able to improve productivity and reduce design cycle times,” said Peter Gammel, CEO, Ubilite. “We managed to synthesize passive devices with better performance, and at the same time, save 20% silicon area for the advanced process nodes we use with the new solution. EMX Designer offers us a versatile library of passive devices, delivering extremely accurate results across all process nodes at incredibly fast speeds.”

The EMX Designer solution seamlessly interfaces with Cadence EMX 3D Planar Solver and further supports the Cadence Intelligent System Design™ strategy, enabling system-on-chip (SoC) design excellence and system innovation. For more information on EMX Designer, please visit www.cadence.com/go/EMXDesigner.

About Cadence

Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For nine years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.

© 2023 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.

Category: Featured

Contacts

Cadence Newsroom
408-944-7039
newsroom@cadence.com

Cadence Design Systems, Inc.

NASDAQ:CDNS
Details
Headquarters: San Jose, California
CEO: Anirudh Devgan
Employees: 12700
Organization: PUB
Revenues: 4.641 Billion (2024)
Net Income: 1.055 Billion (2024)

Release Summary
Cadence today announced the new Cadence EMX Designer, a passive device synthesis and optimization technology.
Release Versions

Contacts

Cadence Newsroom
408-944-7039
newsroom@cadence.com

More News From Cadence Design Systems, Inc.

Cadence Announces Third Quarter 2026 Financial Results Webcast

SAN JOSE, Calif.--(BUSINESS WIRE)--Cadence (Nasdaq: CDNS) will hold its third quarter 2026 financial results webcast on Monday, October 26, 2026...

Cadence Collaborates With TSMC to Deliver Certified Tool Solutions and Industry-Leading, Silicon-Proven UALink IP on TSMC Advanced Processes

SAN JOSE, Calif.--(BUSINESS WIRE)--Cadence (Nasdaq: CDNS) today announced an expanded partnership with TSMC to deliver advanced capabilities for AI and HPC designers. Cadence has achieved tool certification for TSMC’s advanced A14 process, demonstrated an industry-leading UALink solution in TSMC N3P, and introduced new silicon-proven IP for N3P and N2P technologies. Through this partnership, the companies are enabling agentic AI chip and 3D-IC design flows across TSMC's N3, N2, A16™ and A14 pro...

Cadence Expands ChipStack AI Super Agent with a New Agent for RTL Generation and Early PPA Optimization

SAN JOSE, Calif.--(BUSINESS WIRE)--Cadence (Nasdaq: CDNS) today introduced a new agent for Cadence® ChipStack™ AI Super Agent that automates front‑end digital design and verification—covering power, performance and area (PPA)-driven spec‑to‑RTL generation, RTL analysis, and refinement; all from natural language prompts. Building on the industry’s first agentic workflow for front‑end design and verification announced in February 2026, this RTL Generation Agent extends the ChipStack AI Super Agen...
Back to Newsroom