-

Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs

Expanded cooperation spans DTCO, IP readiness and design enablement to advance next-generation customer innovation

SAN JOSE, Calif.--(BUSINESS WIRE)--Cadence (Nasdaq: CDNS) today announced an expanded collaboration with Intel Foundry to advance Design Technology Co-Optimization (DTCO) targeting Intel’s next-generation process technologies, beginning with Intel 14A. The new multi-year agreement combines Cadence’s agentic AI-driven EDA and Design IP solutions with Intel’s process innovation and advanced design expertise.

Cadence and Intel will work closely to optimize Intel 14A to deliver production-ready PDKs. The collaboration will also leverage Cadence’s agentic AI flows and core products to accelerate time-to-market and reduce design risk.

Share

The DTCO collaboration focuses on optimizing tools, flows, and methodologies to deliver industry-leading performance, power, and area (PPA). Cadence and Intel will work closely to optimize Intel 14A to deliver production-ready PDKs. The collaboration will also leverage Cadence’s agentic AI flows and core products to accelerate time-to-market and reduce design risk.

“Advancing our relationship with Intel into a much deeper partnership is a major milestone for both companies,” said Anirudh Devgan, president and chief executive officer, Cadence. “This collaboration will leverage the strengths of both companies to empower customers to unlock new levels of performance, power, and efficiency, advance the state of the art and accelerate the realization of next-generation products.”

“Our expanded collaboration with Cadence reflects Intel Foundry’s continued focus on delivering on its technology roadmap and ecosystem on behalf of our customers,” said Naga Chandrasekaran, executive vice president and general manager of Intel Foundry. “By combining Intel’s process and packaging with Cadence’s AI-driven design tools, we are enabling deeper co-optimization, strengthening our ability to deliver on customers’ needs, and showcasing the ability of both companies to drive innovation at scale.”

About Cadence

Cadence is a market leader in AI and digital twins, pioneering the application of computational software to accelerate innovation in the engineering design of silicon to systems. Our design solutions, based on Cadence’s Intelligent System Design™ strategy, are essential for the world’s leading semiconductor and systems companies to build their next-generation products from chips to full electromechanical systems that serve a wide range of markets, including hyperscale computing, mobile communications, automotive, aerospace, industrial, life sciences and robotics. In 2024, Cadence was recognized by the Wall Street Journal as one of the world’s top 100 best-managed companies. Cadence solutions offer limitless opportunities—learn more at www.cadence.com.

© 2026 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc.

Category: Featured

Contacts

For more information, please contact:
Cadence Newsroom
408-944-7039
newsroom@cadence.com

Cadence Design Systems, Inc.

NASDAQ:CDNS
Details
Headquarters: San Jose, California
CEO: Anirudh Devgan
Employees: 12700
Organization: PUB
Revenues: 4.641 Billion (2024)
Net Income: 1.055 Billion (2024)

Release Versions

Contacts

For more information, please contact:
Cadence Newsroom
408-944-7039
newsroom@cadence.com

More News From Cadence Design Systems, Inc.

Cadence’s Anirudh Devgan to Present at Goldman Sachs Communacopia + Technology Conference

SAN JOSE, Calif.--(BUSINESS WIRE)--Cadence’s Anirudh Devgan to Present at Goldman Sachs Communacopia + Technology Conference...

Cadence Subsystem for PCIe 6.0 Architecture Achieves First-Pass PCI Express Specification Compliance

SAN JOSE, Calif.--(BUSINESS WIRE)--Cadence (Nasdaq: CDNS) today announced that its PHY and controller IP for the PCI Express® (PCIe®) 6.0 specification, implemented in the TSMC N3 process, achieved first-pass success at the recent PCI-SIG® compliance workshop held in late July. The workshop marked the industry’s first official event for PCIe 6.0 specification compliance testing, with Cadence’s x8 subsystem solution tested at the full PCIe 6.0 specification speed of 64 GT/s. The complete Cadence...

Cadence to Present at Deutsche Bank Technology Conference

SAN JOSE, Calif.--(BUSINESS WIRE)--Cadence to Present at Deutsche Bank Technology Conference...
Back to Newsroom