-

JEDEC® Releases Updated LPDDR5/5X SPD Standard with Enhanced Mode‑Switching Support

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced the publication of JESD406-5D: LPDDR5/5X Serial Presence Detect (SPD) Contents standard, an update of the Revision C standard that adds support for calculating recovery time when switching operating modes. JESD406-5D is available for free download from the JEDEC website.

LPDDR5/5X memory devices are capable of supporting two sets of timing parameters: a full speed mode and a reduced speed mode that consumes less power. This feature allows for longer battery life for mobile devices which are a common application for LPDDR5/5X chips and modules and may also be leveraged by data centers as the use of LPDDR5/5X devices grows. The updated JESD406-5 standard documents key parameters for calculating the switching time between fast and low power modes, making the feature more efficient and allowing higher system performance.

“Reducing power consumption has become imperative for computing systems as the use of AI and other demanding applications accelerate,” said Bill Gervasi, Chair of the JEDEC SPD Task Group. “The updates to the JESD406-5 standard are an important enabler for systems to optimize performance while maintaining a lower power profile.”

About JEDEC

JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing over 380 member companies work together in more than 100 JEDEC committees and task groups to meet the needs of every segment of the industry, for manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for download from the JEDEC website. For more information, visit https://www.jedec.org.

Contacts

Emily Desjardins
703-907-7560
emilyd@jedec.org

JEDEC Solid State Technology Association


Release Versions

Contacts

Emily Desjardins
703-907-7560
emilyd@jedec.org

More News From JEDEC Solid State Technology Association

JEDEC® Announces Updates to Universal Flash Storage (UFS) and Memory Interface Standards

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in the development of standards for the microelectronics industry, today announced the publication of its highly anticipated JESD220H and JESD223G: Universal Flash Storage 5.0 and UFS Host Controller Interface (UFSHCI) 5.0. Designed for mobile applications, automotive and computing systems that demand high performance with low power consumption, UFS 5.0 will deliver faster data access and improved perfo...

JEDEC Board Presents 2026 Distinguished Executive Leadership Award to HPE President and CEO Antonio Neri

ARLINGTON, Va.--(BUSINESS WIRE)--The JEDEC Board of Directors presented its prestigious 2026 Distinguished Executive Leadership Award to Antonio Neri, HPE President and CEO, in a ceremony held on Tuesday, Feb. 3 at HPE’s office near Houston, Texas. This award stands as JEDEC’s highest honor and recognizes the most distinguished senior executives in the electronics industry who promote and support the advancement of JEDEC standards. “JEDEC is honored to recognize Mr. Neri for his exceptional ded...

JEDEC Prepares SPHBM4 Standard to Deliver HBM4-Level Throughput with Reduced Pin Count

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced it is nearing completion of a new standard for Standard Package High Bandwidth Memory (SPHBM4). SPHBM4 devices are similar to the HBM4 devices commonly used in artificial intelligence accelerators, using the same DRAM dies on a new interface base die which can be mounted on standard organic substrates. In contrast, HBM4 is typic...
Back to Newsroom