-

JEDEC to Launch New Raw Card DIMM Designs with DDR5 Clock Drivers, Enhancing Client Computing Memory Performance and Stability at 6400 Mbps and Beyond

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced upcoming raw card designs currently in development in JEDEC’s JC-45 Committee for DRAM Modules in collaboration with the JC-40 and JC-42 Committees. These raw card memory device standards are intended for use in client computing applications such as laptops and desktops and will be supported by related appendix specifications. The forthcoming raw cards will also complement two DDR5 Clock Driver standards published earlier this year: JESD323: DDR5 Clocked Unbuffered Dual Inline Memory Module (CUDIMM) Common Specification and JESD324: DDR5 Clocked Small Outline Dual Inline Memory Module (CSODIMM) Common Specification.

Integrating a Clock Driver (CKD) into a DDR5 DIMM provides numerous advantages, particularly in memory stability and performance, and enhances signal integrity and reliability at high speeds. By regenerating the clock signal locally on the DIMM, a CKD ensures stable operation even at elevated clock speeds. With a DDR5 CKD, DIMM data rates can be increased from 6400 Mbps to 7200 Mbps in the initial version of the standard, and targeting up to 9200 Mbps in future versions.

Available configurations include 1Rank x8, 1Rank x8 with EC4 (4-bit error correction), 2Rank x8, 2Rank x8 with EC4, and 1Rank x16.

In light of industry demand and the need to ensure DDR5 operates reliably at high clock speeds, JEDEC views the addition of a clock driver as a vital solution to these challenges and to our commitment to advancing memory performance,” said Mian Quddus, JEDEC Board of Directors Chairman.

“DIMM suppliers who are JEDEC members can provide advance solutions today, while non-member DIMM suppliers will be able to download design files once they are published by JEDEC,” said John Kelly, JEDEC President. He added, “Membership grants access to pre-publication proposals and provides early insights into active projects like DDR5 CKD. Interested companies are encouraged to contact JEDEC to discover the benefits of membership and join today.”

JEDEC standards are subject to change during and after the development process, including disapproval by the JEDEC Board of Directors.

About JEDEC

JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing over 350 member companies work together in more than 100 JEDEC committees and task groups to meet the needs of every segment of the industry, for manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for download from the JEDEC website. For more information, visit https://www.jedec.org.

Contacts

Emily Desjardins
703-907-7560
emilyd@jedec.org

JEDEC


Release Versions

Contacts

Emily Desjardins
703-907-7560
emilyd@jedec.org

More News From JEDEC

JEDEC® Chairman Mian Quddus to Receive 2026 FMS Lifetime Achievement Award

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, congratulates its longtime Chairman Mian Quddus on being chosen to receive the 2026 FMS Lifetime Achievement Award. The award will be presented to Mr. Quddus at the FMS event in Santa Clara, California on Tuesday August 4, 2026 at 3:20PM in the Mission City Ballroom, in recognition of his sustained leadership in industry standards organizations...

New JEDEC® SPHBM4 Standard Enables HBM4-Class Bandwidth on Organic Substrates

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced the publication of JESD330-4: Standard Package High Bandwidth Memory (SPHBM4). SPHBM4 uses the same DRAM dies as HBM4, commonly used in artificial intelligence accelerators, with a new interface base die that enables mounting on standard organic substrates rather than silicon substrates. JESD330-4 is available for download from...

JEDEC® Releases New SiC Guidelines to Improve Reliability and Evaluation in Power Electronics

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, announced the publication of JEP203: Guideline for Short Circuit Evaluation in Power Conversion Transistors and JEP204: Catalog of Stress Procedures for Silicon Carbide Devices for Power Electronic Conversion, developed by JEDEC’s JC-70.2 Silicon Carbide Subcommittee. JEP203 and JEP204 are available for free download from the JEDEC website. The...
Back to Newsroom