-

JEDEC Publishes New CAMM2 Memory Module Standard

JESD318 Defines Module Requirements Supporting Two Key Memory Technologies

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in the development of standards for the microelectronics industry, today announced the publication of JESD318: Compression Attached Memory Module (CAMM2) Common Standard. This groundbreaking standard defines the electrical and mechanical requirements for both Double Data Rate, Synchronous DRAM Compression-Attached Memory Modules (DDR5 SDRAM CAMM2s) and Low Power Double Data Rate, Synchronous DRAM Compression-Attached Memory Modules (LPDDR5/5X SDRAM CAMM2s) in a single, comprehensive document. JESD318 CAMM2 is available for download from the JEDEC website.

DDR5 and LPDDR5/5X CAMM2s cater to distinct use cases. DDR5 CAMM2s are intended for performance notebooks and mainstream desktops, while LPDDR5/5X CAMM2s target a broader range of notebooks and certain server market segments.

While JESD318 CAMM2 defines a common connector design for both DDR5 and LPDDR5/X, it is crucial to note that the pinouts for each differ. To support different motherboard designs, intentional variations in mounting procedures between DDR5 and LPDDR5/X CAMM2s prevent the mounting of a module where it should not go.

As announced earlier this year, JESD318 CAMM2 supports stackable CAMM2s: dual-channel (DC) and single-channel (SC). By splitting the dual-channel CAMM2 connector lengthwise into two single-channel CAMM2 connectors, each connector half can elevate the CAMM2 to a different level. The first connector half supports one DDR5 memory channel at 2.85mm height while the second half supports a different DDR5 memory channel at 7.5mm height. Or, the entire CAMM2 connector can be used with a dual-channel CAMM2. This scalability from single-channel and dual-channel configurations to future multi-channel setups promises a significant boost in memory capacity.

“The development of JEDEC CAMM2 exemplifies JEDEC’s commitment to serving the industry with innovative standards. CAMM2 is versatile across various use cases and is designed with future scalability in mind,” said Mian Quddus, JEDEC’s Board of Directors Chairman.

Tom Schnell, JEDEC’s CAMM Task Group Chairman, added: “JEDEC CAMM2 is positioned to support and drive next-generation products, offering designers an extensive range of modularity options. As technology evolves, memory requirements grow, and JEDEC CAMM2 is at the forefront of addressing these demands. The support for future multi-channel configurations ensures that designers and manufacturers are not just meeting current needs but are also well-prepared for the evolving landscape of memory solutions.”

About JEDEC

JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing over 350 member companies work together in more than 100 JEDEC committees and task groups to meet the needs of every segment of the industry, for manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for download from the JEDEC website. For more information, visit https://www.jedec.org.

Contacts

Emily Desjardins
emilyd@jedec.org
703-907-7560

JEDEC


Release Versions

Contacts

Emily Desjardins
emilyd@jedec.org
703-907-7560

More News From JEDEC

JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced milestones from its JC-40 and JC-45 Committees for Logic and DRAM Modules: the publication of a new DDR5 multiplexed rank data buffer (MDB) standard; progress toward a multiplexed rank registering clock driver (MRCD) standard; and continued work on the DDR5 multiplexed rank DIMM (MRDIMM) Gen2 roadmap to enable higher-bandwidth D...

JEDEC® Previews LPDDR6 Roadmap Expanding LPDDR into Data Centers and Processing-in-Memory

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in the development of standards for the microelectronics industry, today previewed a set of new features planned for incorporation into the next version of its JESD209‑6 LPDDR6 standard. Building on the foundational JESD209‑6 published in July 2025, JEDEC’s JC‑42.6 Subcommittee has been working to enhance the next version of the standard to extend LPDDR6 beyond mobile platforms to support selected data...

JEDEC® Announces May 2026 Forums Focused on Next-Generation Memory for AI, Server, Cloud, and Mobile Computing

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in the development of standards for the microelectronics industry, today announced that it is hosting a Mobile/Client/Edge Forum on Tuesday, May 12 and a Server/Cloud Computing/AI Forum on Wednesday, May 13 in San Jose, CA. Advance registration is required and space is limited. For more information and registration, visit the JEDEC website. The Forums offer an impressive lineup of influential speakers c...
Back to Newsroom