-

Cadence Delivers 13 New VIP and Expands System VIP Portfolio to Accelerate Automotive, Hyperscale Data Center and Mobile SoC Verification

New additions enable fast and comprehensive verification, ensuring SoCs meet the latest standard specifications

SAN JOSE, Calif.--(BUSINESS WIRE)--Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced the availability of 13 new Verification IP (VIP) solutions that enable engineers to quickly and effectively verify their designs to meet the specifications for the latest standards protocols. The new Cadence® VIP offerings empower customers to confidently develop their next-generation automotive, hyperscale data center and mobile SoCs and microcontrollers while keeping pace with the latest industry standards, including Arm® AMBA® 5 CHI-f, Universal Chiplet Interconnect Express (UCIe), GDDR7, DDR5 DIMM, MIPI® A-PHY® and SoundWire® I3S, and USB4 2.0 interfaces.

The new Cadence VIP offer customers a comprehensive verification solution for the most complex protocols. Cadence customers have access to a consistent application programming interface (API) across all VIP with complete bus function models (BFMs), integrated protocol checks and coverage models, facilitating rapid adoption. The VIP support multiple application areas and specifications, including:

  • Hyperscale data center:
    • UCIe
    • AMBA 5 CHI-f
    • DTI
    • Latest version of DDR5 DIMM
  • Automotive:
    • MIPI A-PHY 1.1
    • CAN XL
    • Flash ONFI 5.1
  • Consumer and mobile:
    • USB4 2.0
    • GDDR7
    • MIPI SoundWire I3S (SWI3S)
    • Latest version of LPDDR
    • DFI
    • HDMI 2.1

All Cadence VIP solutions include Cadence TripleCheck technology, which provides users with a specification-compliant verification plan linked to comprehensive coverage models and a test suite to ensure compliance with the interface specification. The new VIP also support the expanded Cadence System-Level Verification IP (System VIP), which provides SoC-level test libraries, performance analysis, and data and cache coherency checkers. Using the expanded System VIP portfolio, customers can experience up to 10X efficiency improvements compared to a manual process for SoC verification.

“The Cadence memory VIP is a critical part of our verification process and instrumental in the successful deployment of our memory PHY IP,” said Ricky Lau, co-founder and CTO of The Six Semiconductor Inc. “Cadence continues to deliver new VIP offerings and advanced SoC verification technologies that support the latest standards. The Cadence VIP offerings have significantly reduced our development time and increased the confidence of our customers.”

“As requirements evolve and demand increases for higher bandwidth, lower power and more effective cache coherency management, new protocols arrive to address these issues,” said Paul Cunningham, senior vice president and general manager of the System & Verification Group at Cadence. “With these 13 new VIP, Cadence is offering customers solutions to ensure the designs comply with the standard specifications as well as application-specific timing, power and performance metrics, providing the fastest path to IP and SoC verification closure.”

The new VIP solutions are part of the broader Cadence verification full flow, which includes Palladium® Z2 emulation, Protium X2 prototyping, Xcelium simulation, the Jasper Formal Verification Platform, the Helium Virtual and Hybrid Studio, and the Verisium AI-Driven Verification Platform. The Cadence verification full flow delivers the highest verification throughput of bugs per dollar invested per day. The VIP solutions and verification full flow support the company’s Intelligent System Design strategy, enabling SoC design excellence. For more information, please visit www.cadence.com/go/NewVIP2023.

About Cadence

Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For eight years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.

© 2023 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. Arm and AMBA are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. MIPI, A-PHY and SoundWire are registered trademarks owned by MIPI Alliance. UCIe Consortium, Universal Chiplet Interconnect Express, and UCIe are trademarks of the UCIe Consortium. All other trademarks are the property of their respective owners.

Category: Featured

Contacts

Cadence Newsroom
408-944-7039
newsroom@cadence.com

Cadence Design Systems, Inc.

NASDAQ:CDNS
Details
Headquarters: San Jose, California
CEO: Anirudh Devgan
Employees: 12700
Organization: PUB
Revenues: 4.641 Billion (2024)
Net Income: 1.055 Billion (2024)

Release Summary
Cadence announced the availability of 13 new VIP solutions that enable engineers to quickly and effectively verify their designs.
Release Versions

Contacts

Cadence Newsroom
408-944-7039
newsroom@cadence.com

More News From Cadence Design Systems, Inc.

Cadence Collaborates with TSMC to Accelerate Design of Next-Generation AI Silicon

SAN JOSE, Calif.--(BUSINESS WIRE)--Cadence (Nasdaq: CDNS) today announced an expansion of its longstanding relationship with TSMC to accelerate AI-driven semiconductor innovation. The expanded collaboration will deliver IP, signoff-ready, end-to-end design infrastructure, and advanced, certified flows for leading-edge AI silicon on TSMC’s N3, N2, A16™ and A14 process technologies. The companies’ enhanced work will help customers reduce iterations and improve correlation for DTCO-focused advance...

Cadence and NVIDIA Expand Partnership to Reinvent Engineering for the Age of AI and Accelerated Computing

SAN JOSE, Calif.--(BUSINESS WIRE)--At CadenceLIVE Silicon Valley 2026, Cadence (Nasdaq: CDNS) announced an expanded partnership with NVIDIA to deliver accelerated solutions across agentic AI, physics-based simulation and digital twins to unlock new levels of productivity and accelerate next‑generation engineering design flows across semiconductor design, physical AI systems and hyperscale AI factories. By combining Cadence’s leadership in agentic AI-driven design, electronic design automation (...

Cadence and Google Collaborate to Scale AI-Driven Chip Design with ChipStack AI Super Agent on Google Cloud

SAN JOSE, Calif.--(BUSINESS WIRE)--Cadence, an industry leader in AI-driven computational software for semiconductor and system design, today announced a strategic collaboration with Google to optimize the Cadence® ChipStack™ AI Super Agent with Gemini on Google Cloud. This collaboration positions Cadence at the forefront of the shift toward agentic design automation, creating an agent-driven, scalable, cloud-native platform for next-generation chip design and verification. The Cadence ChipStac...
Back to Newsroom