-

JEDEC Recognizes Nantero’s Bill Gervasi with Award of Excellence

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association announced today that Bill Gervasi, Principal Systems Architect, Nantero, has been presented with the JEDEC Award of Excellence. Given by the JEDEC Board of Directors, the Award of Excellence is the most prestigious technical award bestowed by the Association and recognizes an individual’s sustained service to JEDEC and the standards community.

Mr. Gervasi is honored for more than two decades of dedication to JEDEC standards development work and coordination of cross-functional processes within JEDEC, including the development of the entire Serial Presence Detect (SPD) infrastructure; establishing the DDR RDIMM architecture initially used in DDR3 generation, which has now been carried on into DDR4 and DDR5; and various liaisons with external organizations.

John Kelly, JEDEC President, said, “JEDEC is grateful to Bill for his ongoing devotion to the development of open industry standards, his extraordinary technical expertise, and his commitment to fostering a collaborative environment among his colleagues on JEDEC committees and task groups. JEDEC relies on Bill’s efforts to coordinate solutions-oriented standards, such as system management bus definitions and configuration parameters, to ensure that users of JEDEC reference designs can efficiently deploy products based on these designs.”

“Bill is always willing to support new initiatives and take on leadership roles, all while keeping the standards development process moving forward,” added Mian Quddus, JEDEC Chairman. “I am delighted to have the opportunity to congratulate him during the virtual committee meetings being held online this month, as are his fellow members.”

About JEDEC

JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing more than 300 member companies work together over 100 JEDEC committees and task groups to meet the needs of every segment of the industry, manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for free download from the JEDEC website. For more information, visit www.jedec.org.

Contacts

Emily Desjardins
emilyd@jedec.org
+1 703-907-7560

JEDEC Solid State Technology Association


Release Summary
Bill Gervasi, Principal Systems Architect, Nantero, has been presented with the JEDEC Award of Excellence.
Release Versions

Contacts

Emily Desjardins
emilyd@jedec.org
+1 703-907-7560

More News From JEDEC Solid State Technology Association

JEDEC® Chairman Mian Quddus to Receive 2026 FMS Lifetime Achievement Award

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, congratulates its longtime Chairman Mian Quddus on being chosen to receive the 2026 FMS Lifetime Achievement Award. The award will be presented to Mr. Quddus at the FMS event in Santa Clara, California on Tuesday August 4, 2026 at 3:20PM in the Mission City Ballroom, in recognition of his sustained leadership in industry standards organizations...

New JEDEC® SPHBM4 Standard Enables HBM4-Class Bandwidth on Organic Substrates

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced the publication of JESD330-4: Standard Package High Bandwidth Memory (SPHBM4). SPHBM4 uses the same DRAM dies as HBM4, commonly used in artificial intelligence accelerators, with a new interface base die that enables mounting on standard organic substrates rather than silicon substrates. JESD330-4 is available for download from...

JEDEC® Releases New SiC Guidelines to Improve Reliability and Evaluation in Power Electronics

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, announced the publication of JEP203: Guideline for Short Circuit Evaluation in Power Conversion Transistors and JEP204: Catalog of Stress Procedures for Silicon Carbide Devices for Power Electronic Conversion, developed by JEDEC’s JC-70.2 Silicon Carbide Subcommittee. JEP203 and JEP204 are available for free download from the JEDEC website. The...
Back to Newsroom