-

JEDEC Announces Publication of JEDEC Module Sideband Bus

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced the publication of JESD403-1 JEDEC Module Sideband Bus standard (“SidebandBus”). SidebandBus was developed in coordination with the MIPI® Alliance as both a subset and superset of the MIPI I3C BasicSM serial bus standard. SidebandBus defines the parameters for usage of the system management control bus for the coming generation of DDR5 memory modules and beyond, and is available for download from the JEDEC website.

SidebandBus defines the system aspects of JEDEC’s application of the MIPI I3C Basic protocol and electrical characteristics. SidebandBus enhances I3C Basic with extended commands and functions such as a hub functionality that increases the number of supported devices on the bus without sacrificing the full 12.5 MHz throughput of the bus. SidebandBus also supports a smooth migration from legacy systems to the new interface by supporting operation in a slower I2C mode, allowing the industry time to transition.

SidebandBus was developed in parallel with and is incorporated into a family of new support devices focused on DDR5 including Power Management IC (PMICs), Thermal Sensors, Registering Clock Drivers (RCD), and the recently released Serial Presence Detect (SPD) device which acts as the SidebandBus hub for the other devices.

“SidebandBus represents a significant growth of JEDEC’s efforts to coordinate a wide variety of functions to enable the system level factors to enable the next generation of high-performance memories,” said Bill Gervasi, Chairman of the SPD Task Group that developed the SidebandBus standard. “The high-performance communications enabled by this system management bus allow systems to efficiently configure the new memory modules and collect telemetry data in real time to monitor system health on the fly.”

"MIPI Alliance has a well-established relationship with JEDEC that has continued to advance the industries we serve through the development of complementary specifications," said Peter Lefkin, MIPI Alliance Managing Director. "MIPI I3C, along with its subset, I3C Basic, has been widely embraced as the next-generation bus interface, and we're pleased to support its use in JEDEC's new SidebandBus standard."

“JEDEC is delighted to continue our longstanding collaboration with MIPI Alliance on the development of I3C Basic and SidebandBus, which have helped the industry converge on a unified strategy for serial buses for the next generation of networked electronic devices,” added Mian Quddus, JEDEC Board of Directors Chairman.

About JEDEC

JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing over 300 member companies work together over 100 JEDEC technical committees and task groups to meet the needs of every segment of the industry, manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for download from the JEDEC website. For more information, visit www.jedec.org.

Contacts

Emily Desjardins
emilyd@jedec.org
+1 703-907-7560

JEDEC


Release Summary
JESD403-1 Module Sideband Bus defines the parameters for usage of the system management control bus for the coming generation of DDR5 memory modules.
Release Versions

Contacts

Emily Desjardins
emilyd@jedec.org
+1 703-907-7560

More News From JEDEC

JEDEC Prepares SPHBM4 Standard to Deliver HBM4-Level Throughput with Reduced Pin Count

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced it is nearing completion of a new standard for Standard Package High Bandwidth Memory (SPHBM4). SPHBM4 devices are similar to the HBM4 devices commonly used in artificial intelligence accelerators, using the same DRAM dies on a new interface base die which can be mounted on standard organic substrates. In contrast, HBM4 is typic...

JEDEC’s SOCAMM2: Low Power Compact LPDDR5X Modules Poised to Power Next-Gen AI Servers

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC® Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced it is nearing completion of JESD328: LPDDR5/5X Small Outline Compression Attached Memory Module (SOCAMM2) Common Standard, an upcoming standard for low-profile LPDRAM modules developed specifically for data center AI applications. When published, JESD328 is designed to provide a memory platform that delivers modular, low-power,...

JEDEC Announces Annual Update of DDR5 Serial Presence Detect (SPD) Contents Standard

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, has published the annual release of its JESD400-5D DDR5 Serial Presence Detect (SPD) Contents standard. This latest version 1.4 adds support for memory modules executing up to DDR5-9200 speeds, codes for the new Small Outline Compression Attached Memory Module (SOCAMM2) and expands error logging information for Multiplexed Rank Dual In-Line Mem...
Back to Newsroom