-

UFS 5.0 Is Coming: JEDEC® Sets the Stage for the Next Leap in Flash Storage

Flash Optimized for AI, Mobile, and Edge Devices with Enhanced Speed, Security, and Signal Integrity

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in the development of standards for the microelectronics industry, today announced it is nearing completion of the next version of its highly anticipated Universal Flash Storage (UFS) standard: UFS 5.0. Designed for mobile applications and computing systems that demand high performance with low power consumption, UFS 5.0 plans to deliver faster data access and improved performance compared to its predecessor, while maintaining compatibility with UFS 4.x hardware.

UFS offers high-performance, embedded storage with low power consumption, making it ideal for use in applications where power efficiency is essential. This includes computing and mobile systems like smartphones and wearables, as well as an expanding role in automotive applications, edge computing and gaming consoles. Its high-speed serial interface and optimized protocol enable significant throughput for power-efficient system performance.

UFS 5.0 will include the following and other features:

  • Increased sequential performance up to 10.8 GB/s to meet AI demands*
  • Integrated link equalization for more reliable signal integrity*
  • Distinct power supply rail to provide noise isolation between PHY and memory subsystem, easing system integration*
  • Inline Hashing for greater security

*Features resulting from the collaboration between JEDEC and the MIPI® Alliance.

Stay tuned for more: JEDEC is continuing to evaluate features for further enhancements to the standard when published.

JEDEC encourages companies to join and help shape the future of JEDEC standards. JEDEC membership provides access to pre-publication proposals and early insights into active projects such as UFS 5.0 and more. Discover the benefits of membership and join today.

“JEDEC members are continually shaping the standards that will drive the next generation of mobile devices and advanced applications, and the committee’s dedication to ongoing improvements to the UFS series is paving the way for future innovation,” said Mian Quddus, Chairman of the JEDEC Board of Directors and the JC-64 Committee for Embedded Memory Storage and Removable Memory Cards.

Collaboration with the MIPI® Alliance

To achieve the highest performance and most power efficient data transport, JEDEC UFS leverages industry-leading specifications from the MIPI Alliance to form its Interconnect Layer. This collaboration continues with UFS 5.0, which leverages the upcoming MIPI M-PHY® version 6.0 specification and the UniPro® version 3.0 specification. M-PHY 6.0 introduces a new High-Speed Gear 6 (HS-G6), which supports data rates double those of the previous maximum data rate of HS-G5, enabling UFS interface bandwidth of 46.6 Gb/s per lane and supporting up to ~10.8 GB/s effective read/write operation for UFS 5.0 over 2 M-PHY lanes.

JEDEC standards are subject to change during and after the development process, including disapproval by the JEDEC Board of Directors.

About JEDEC

JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing over 360 member companies work together in more than 100 JEDEC committees and task groups to meet the needs of every segment of the industry, for manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for download from the JEDEC website. For more information, visit https://www.jedec.org.

Contacts

Emily Desjardins
703-907-7560
emilyd@jedec.org

JEDEC Solid State Technology Association


Release Versions

Contacts

Emily Desjardins
703-907-7560
emilyd@jedec.org

More News From JEDEC Solid State Technology Association

JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced milestones from its JC-40 and JC-45 Committees for Logic and DRAM Modules: the publication of a new DDR5 multiplexed rank data buffer (MDB) standard; progress toward a multiplexed rank registering clock driver (MRCD) standard; and continued work on the DDR5 multiplexed rank DIMM (MRDIMM) Gen2 roadmap to enable higher-bandwidth D...

JEDEC® Previews LPDDR6 Roadmap Expanding LPDDR into Data Centers and Processing-in-Memory

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in the development of standards for the microelectronics industry, today previewed a set of new features planned for incorporation into the next version of its JESD209‑6 LPDDR6 standard. Building on the foundational JESD209‑6 published in July 2025, JEDEC’s JC‑42.6 Subcommittee has been working to enhance the next version of the standard to extend LPDDR6 beyond mobile platforms to support selected data...

JEDEC® Announces May 2026 Forums Focused on Next-Generation Memory for AI, Server, Cloud, and Mobile Computing

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in the development of standards for the microelectronics industry, today announced that it is hosting a Mobile/Client/Edge Forum on Tuesday, May 12 and a Server/Cloud Computing/AI Forum on Wednesday, May 13 in San Jose, CA. Advance registration is required and space is limited. For more information and registration, visit the JEDEC website. The Forums offer an impressive lineup of influential speakers c...
Back to Newsroom