-

Alphawave Semi Tapes Out Industry-First, Multi-Protocol I/O Connectivity Chiplet for High-Performance Compute and AI Infrastructure

Power-efficient, off-the-shelf chiplet on TSMC 7nm process offers high-performance 1.6 Tbps throughput, ease of integration and reduced development time

LONDON & TORONTO--(BUSINESS WIRE)--Alphawave Semi (LSE: AWE), a global leader in high-speed connectivity and compute silicon for the world’s technology infrastructure, today announced the successful tape-out of the industry’s first off-the-shelf multi-protocol I/O connectivity chiplet on TSMC’s 7nm process. Aggregating the company’s flexible and customizable connectivity IP, custom silicon and advanced packaging capabilities, the 7nm multi-standard I/O chiplet delivers a standards-compliant IP portfolio of Ethernet, PCIe®, CXL® and UCIe™ (Universal Chiplet Interconnect Express) Revision 1.1 product.

Chiplets are becoming increasingly important in high-performance compute (HPC) and artificial intelligence (AI) applications as they provide essential connectivity at a higher bandwidth and lower power than traditional infrastructure technologies without the need for extensive customization or development. By choosing commercial off-the-shelf chiplets, end customers can optimize performance and efficiency while benefiting from reduced development time, lower costs, and greater flexibility with their existing hardware ecosystems.

Delivering a total bandwidth of up to 1.6 Tbps, the Alphawave Semi chiplet enables up to 16 lanes of multi-standard PHY supporting silicon-proven PCIe 6.0, CXL 3.x, and 800G Ethernet in a combination of mixed operating modes. The announcement of the successful tape-out also paves the way for a robust, open chiplet ecosystem that accelerates connectivity for high-performance AI systems by employing UCIe as a die-to-die connectivity subsystem. An industry-first live demo of Alphawave Semi’s 24 Gbps UCIe silicon platform was recently unveiled at the Chiplet Summit 2024 in Santa Clara, CA.

“The successful tape-out of this off-the-shelf, multi-protocol I/O connectivity chiplet demonstrates our extensive experience of using the TSMC 3DFabric™ ecosystem to integrate advanced interfaces and marks another step forward in Alphawave Semi’s mission to deliver ultra-high-performance connectivity for the critical data communications that underpin the world’s digital infrastructure,” said Mohit Gupta, Alphawave Semi’s SVP and GM, Custom Silicon and IP. “Our top hyperscaler and datacenter infrastructure customers can quickly and easily mix and match high-performance custom SoCs with our I/O connectivity or memory expansion chiplets, providing a new level of flexibility and scalability for their AI-enabled systems.”

Percy Chang, Director of Emerging Business Development at TSMC, adds “The tape-out of the Alphawave Semi multi-protocol I/O connectivity chiplet built on our 7nm process is another example of how TSMC is playing a critical role in the semiconductor platforms essential to new and emerging high-performance, high-throughput applications. We will continue to work with our VCA partners like Alphawave Semi to foster a robust and open chiplet ecosystem that delivers the high-bandwidth connectivity and compute silicon needed for HPC and AI applications.”

For more information, visit http://awavesemi.com.

About Alphawave Semi

Alphawave Semi is a global leader in high-speed connectivity and compute silicon for the world's technology infrastructure. Faced with the exponential growth of data, Alphawave Semi's technology services a critical need: enabling data to travel faster, more reliably, and with higher performance at lower power. We are a vertically integrated semiconductor company, and our IP, custom silicon, and connectivity products are deployed by global tier-one customers in data centers, compute, networking, AI, 5G, autonomous vehicles, and storage. Founded in 2017 by an expert technical team with a proven track record in licensing semiconductor IP, our mission is to accelerate the critical data infrastructure at the heart of our digital world. To find out more about Alphawave Semi, visit: awavesemi.com.

Alphawave Semi and the Alphawave Semi logo are trademarks of Alphawave IP Group plc. All rights reserved.

Contacts

Media
Claudia Cano-Manuel
Grand Bridges Marketing Limited
press@awavesemi.com
+44 7562 182327

Alphawave Semi

LSE:AWE

Release Versions

Contacts

Media
Claudia Cano-Manuel
Grand Bridges Marketing Limited
press@awavesemi.com
+44 7562 182327

More News From Alphawave Semi

Alphawave Semi Delivers Cutting-Edge UCIe™ Chiplet IP on TSMC 3DFabric® Platform

LONDON & TORONTO--(BUSINESS WIRE)--Alphawave Semi (LSE: AWE), a global leader in high-speed connectivity and compute silicon for the world’s technology infrastructure, has announced the successful tape-out of its cutting edge UCIe™ 3D IP on the advanced TSMC SoIC® (SoIC-X) technology in the 3DFabric platform. This achievement builds on Alphawave Semi’s established baseline of leading UCIe™ IP subsystems and presents a significant evolution in the company’s chiplet integration capabilities. By l...

Alphawave Semi Brings Next-Generation Connectivity and Compute Innovations to ECOC 2025

LONDON & TORONTO--(BUSINESS WIRE)--Alphawave Semi (LSE: AWE), a global leader in high-speed connectivity and compute silicon for the world’s technology infrastructure, will showcase the latest advances in AI and connectivity IP at the European Conference on Optical Communication (ECOC) 2025. Taking place this year at the Bella Center in Copenhagen, Denmark, ECOC is Europe’s leading optical communications conference, bringing together experts from academia, research, and industry. Building on th...

Alphawave Semi Taped-Out Industry Leading 64Gbps UCIe™ IP on TSMC 3nm for the IP Ecosystem, Unleashing Next Generation of AI Chiplet Connectivity

LONDON & TORONTO--(BUSINESS WIRE)--Alphawave Semi (LSE: AWE), a global leader in high-speed connectivity and compute silicon for the world’s technology infrastructure, today announced the successful tapeout of the industry’s leading 64 Gbps UCIe™ die-to-die (D2D) IP subsystem on TSMC’s 3nm process technology. Building on its 36 Gbps Gen2 silicon success, this third-generation subsystem delivers a major advancement in performance and shoreline bandwidth density for the IP Ecosystem. With 64 Gbps...
Back to Newsroom