-

Rambus Protects Data Center Infrastructure with Quantum Safe Engine IP

Highlights:

  • Expands industry-leading family of Quantum Safe IP solutions for data center and government hardware security
  • Integrates into root of trust or embedded secure element in advanced SoCs and FPGAs
  • Delivers cryptographic acceleration with leading NIST-selected quantum-resistant algorithms

SAN JOSE, Calif.--(BUSINESS WIRE)--Rambus Inc. (NASDAQ: RMBS), a premier chip and silicon IP provider making data faster and safer, today announced the availability of a Quantum Safe Engine (QSE) for integration into hardware security elements in ASICs, SoCs and FPGAs. Quantum computers will enable adversaries to break current asymmetric encryption, placing important data and assets at risk. The Rambus QSE IP core uses NIST-selected quantum-resistant algorithms to protect valuable data center and government hardware against attacks emerging in the post quantum computing era.

“From AI, to streaming video, to email, the applications we rely on daily depend on the integrity of data and must be guarded against the growing risk of attacks enabled by quantum computers,” said Neeraj Paliwal, general manager of Silicon IP at Rambus. “The Rambus Quantum Safe Engine is another important addition to our security IP portfolio helping customers transition to Quantum Safe Cryptography starting today.”

“Quantum computers will provide individuals and organizations the exponential speed-up and compute power needed to solve some of today’s most complex problems, including the ability to decrypt current data encryption algorithms,” said Heather West, PhD, research manager of Quantum Computing Research at IDC. “Implementing quantum-resistant cryptography now is key for organizations to protect their past, current and future data from quantum computing enabled attacks.”

The Rambus QSE IP is available as a standalone cryptographic core or integrated in the Rambus Quantum Safe Root of Trust IP as a comprehensive hardware security solution. It supports the National Institute of Standards and Technology (NIST) draft standards for quantum-resistant algorithms (FIPS 203 ML-KEM and FIPS 204 ML-DSA), and provides SHA-3, SHAKE-128 and SHAKE-256 acceleration. For highly secure applications requiring additional protection against differential power analysis (DPA) attacks, a DPA version of the QSE IP is available.

Availability and Additional Information:

The Rambus QSE is available for licensing today. Learn more at https://www.rambus.com/security/quantum-safe-cryptography/qse-ip-86/.

Follow Rambus:

Company website: rambus.com
Rambus blog: rambus.com/blog
Twitter: @rambusinc
LinkedIn: www.linkedin.com/company/rambus
Facebook: www.facebook.com/RambusInc

About Rambus Inc.

Rambus is a provider of industry-leading chips and silicon IP making data faster and safer. With over 30 years of advanced semiconductor experience, we are a pioneer in high-performance memory solutions that solve the bottleneck between memory and processing for data-intensive systems. Whether in the cloud, at the edge or in your hand, real-time and immersive applications depend on data throughput and integrity. Rambus products and innovations deliver the increased bandwidth, capacity and security required to meet the world’s data needs and drive ever-greater end-user experiences. For more information, visit rambus.com.

Contacts

Cori Pasinetti
Rambus Corporate Communications
t: (650) 309-6226
cpasinetti@rambus.com

Rambus Inc.

NASDAQ:RMBS
Details
Headquarters: San Jose, California
CEO: Luc Seraphin
Employees: Approx. 800
Organization: PUB

Release Summary
Rambus announced the availability of a Quantum Safe Engine (QSE) for integration into hardware security elements in ASICs, SoCs and FPGAs.
Release Versions

Contacts

Cori Pasinetti
Rambus Corporate Communications
t: (650) 309-6226
cpasinetti@rambus.com

Social Media Profiles
More News From Rambus Inc.

Rambus Sets New Benchmark for AI Memory Performance with Industry-Leading HBM4E Controller IP

SAN JOSE, Calif.--(BUSINESS WIRE)--Rambus unveils HBM4E memory controller IP delivering up to 16 Gbps per pin, boosting AI and HPC performance with industry-leading bandwidth....

Rambus to Present at Morgan Stanley Technology, Media and Telecom Conference

SAN JOSE, Calif.--(BUSINESS WIRE)--Rambus Inc. (Nasdaq: RMBS), a provider of industry-leading chips and IP making data faster and safer, today announced that its executives will present at the Morgan Stanley Technology, Media & Telecom Conference in San Francisco, CA on Monday, March 2, 2026, at 1:05 p.m. PT. The presentation will be available live through a webcast that can be accessed on the Rambus Investor Relations website at investor.rambus.com. A replay of the presentation will also b...

Victor Peng Joins Rambus Board of Directors

SAN JOSE, Calif.--(BUSINESS WIRE)--Victor Peng joins Rambus Board of Directors, effective February 12, 2026....
Back to Newsroom