-

Compute Express Link™ (CXL™) Consortium Takes the Stage at Flash Memory Summit (FMS) 2023 in Santa Clara

Consortium representatives will highlight CXL technology in various sessions during the show.

BEAVERTON, Ore.--(BUSINESS WIRE)--The Compute Express Link™ (CXL™) Consortium, an industry standards body developing and promoting an open coherent interconnect, will provide an update on CXL technology, highlight updates to the Consortium’s Compliance and Interoperability Program, and showcase CXL technology demo videos in the SNIA Open Standards Pavilion (booth #725) at FMS 2023.

FMS is taking place August 7 – 10 at the Santa Clara Convention Center in Santa Clara, CA and attendees are encouraged to attend the CXL Consortium’s pre-conference seminar Monday, August 7, from 8:30 am – 12:00 pm PT in Room 210. CXL Consortium Technical Task Force Co-Chair, Mahesh Wagh, will provide a deep dive into the CXL 1.1, 2.0 and 3.0 specifications and explore memory pooling and sharing enhancements. Finally, CXL Consortium representatives will discuss use cases for CXL technology and the expanded capabilities the technology allows.

Contact press@computeexpresslink.org to schedule a meeting with CXL Consortium representatives at the event.

What:

CXL Consortium at FMS 2023 — register here

 

Who:

CXL Consortium will have a kiosk in the SNIA Open Standards Pavilion booth #725

Pre-conference seminar: Introduction to CXL

  • Monday, August 7, from 8:30 am – 12:00 pm PT
  • Room 210

 

Presentation: Compute Express Link (CXL) 3.0: Enhancements to memory pooling and sharing

  • Tuesday, August 8, from 8:30 – 9:35 am PT
  • Ballroom G

 

Panel presentation: Compute Express Link (CXL) Device Ecosystem and Usage Models

  • Thursday, August 10, from 12:10 – 1:15 pm PT
  • Ballroom B 

 

Where:

Santa Clara Convention Center

Santa Clara, CA

 

When:

Monday, August 7 – Pre-conference sessions at 8:30 am PT

Tuesday, August 8 – Thursday, August 10

Exhibit show floor hours:

  • 3:00 - 7:00 pm PT – Tuesday, August 8
  • 12:00 - 7:00 pm PT – Wednesday, August 9
  • 10:00 am - 2:30 pm PT – Thursday, August 10

About the CXL™ Consortium

The CXL Consortium is an industry standards body dedicated to advancing Compute Express Link™ (CXL™) technology. CXL is a high-speed interconnect offering coherency and memory semantics using high-bandwidth, low-latency connectivity between the host processor and devices such as accelerators, memory buffers, and smart I/O devices. For more information or to join, visit www.computeexpresslink.org.

Contacts

Elza Wong
Nereus
+1 503.680.9170
press@computeexpresslink.org

CXL


Release Versions

Contacts

Elza Wong
Nereus
+1 503.680.9170
press@computeexpresslink.org

More News From CXL

CXL Consortium Releases the Compute Express Link 4.0 Specification Increasing Speed and Bandwidth

BEAVERTON, Ore.--(BUSINESS WIRE)--CXL Consortium, the industry standard organization developing and promoting an open coherent interconnection for heterogeneous memory and computing solutions, today announced the release of the Compute Express Link® (CXL®) 4.0 specification to meet the increasing demands of emerging workloads placed on today’s data centers. “The release of the CXL 4.0 specification sets a new milestone for advancing coherent memory connectivity, doubling the bandwidth over the...

CXL Consortium Announces Compute Express Link 3.2 Specification Release

BEAVERTON, Ore.--(BUSINESS WIRE)--The CXL Consortium, an industry standard body advancing coherent connectivity, announces the release of its Compute Express Link® (CXL®) 3.2 Specification. The 3.2 Specification optimizes CXL Memory Device monitoring and management, enhances functionality of CXL Memory Devices for OS and Applications, and extends security with the Trusted Security Protocol (TSP). “We are excited to announce the release of the CXL 3.2 Specification to advance the CXL ecosystem b...

CXL Consortium Announces Compute Express Link 3.1 Specification Release

BEAVERTON, Ore.--(BUSINESS WIRE)--The CXL Consortium, an industry standards body developing and promoting an open coherent interconnect, today announced the release of the Compute Express Link™ (CXL™) 3.1 specification with improved fabric manageability to take CXL beyond the rack and enable disaggregated systems. The CXL 3.1 Specification builds on previous iterations to optimize resource utilization, create trusted compute environments as needed, extend memory sharing and pooling to avoid str...
Back to Newsroom