-

JEDEC Publishes Major Update to JEP30 PartModel Guidelines

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in the development of standards for the microelectronics industry, today announced significant updates to the JEP30 PartModel Guidelines, including all reference documents and related XML Schema files. JEP30 and its constituent documents are available for free download from the JEDEC website.

JEP30 establishes requirements for the frictionless digital exchange of part data between part manufacturers and their end customers responsible for electrical and electronic products creation. The JEP30 guidelines define a standardized format that can be efficiently consumed across different CAD tools and environments. By defining a common framework for part model creation and verification and helping to ensure different tools can accurately interpret and utilize the models created by the full spectrum of part manufacturers, JEP30 offers a transformative resource for both component manufacturers and designers.

The updated JEP30 part model guidelines can be used to define the digital twin of a part with the detail to enable significant process efficiencies throughout the part and product life cycles, including design, manufacturing, quality control, test, material declaration, and supply chain.

“The JEP30 PartModel is truly a disruptive technology that will revolutionize the way system design companies develop and manufacture their products by enabling the automation of manually intensive functions, prone to human error, that are prevalent in today’s electronics design environment,” said Michael Durkan, JEDEC Task Group Chair and PartModel Sponsor. “The PartModel is a secure, trusted digital container provided by component manufacturers that will streamline the design process by eliminating dependencies and establish integrity of part information at every step of a product’s lifecycle.”

For all forms of electronic parts, JEP30 guidelines define the XML structure for the assembly process classification, electrical, physical, thermal, material declaration, and supply chain characteristics including product change notices and product discontinuance. The guidelines are designed to be completely scalable to cover components available on the market today as well as new parts that emerge in the future.

“The increasing speed of innovation have mandated new technologies along the systems value chain to keep pace,” said Mian Quddus, Chairman of the JEDEC Board of Directors. “The enablement of component manufacturers to create standardized digital part models that can be easily used by designers and engineers in all varieties of electronic systems, will help propel an industry forward with next-level digitalization and automation.”

About JEDEC

JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing over 350 member companies work together in more than 100 JEDEC committees and task groups to meet the needs of every segment of the industry, for manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for download from the JEDEC website. For more information, visit https://www.jedec.org.

Contacts

Emily Desjardins
emilyd@jedec.org
703-907-7560

JEDEC


Release Versions

Contacts

Emily Desjardins
emilyd@jedec.org
703-907-7560

More News From JEDEC

New JEDEC® SPHBM4 Standard Enables HBM4-Class Bandwidth on Organic Substrates

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced the publication of JESD330-4: Standard Package High Bandwidth Memory (SPHBM4). SPHBM4 uses the same DRAM dies as HBM4, commonly used in artificial intelligence accelerators, with a new interface base die that enables mounting on standard organic substrates rather than silicon substrates. JESD330-4 is available for download from...

JEDEC® Releases New SiC Guidelines to Improve Reliability and Evaluation in Power Electronics

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, announced the publication of JEP203: Guideline for Short Circuit Evaluation in Power Conversion Transistors and JEP204: Catalog of Stress Procedures for Silicon Carbide Devices for Power Electronic Conversion, developed by JEDEC’s JC-70.2 Silicon Carbide Subcommittee. JEP203 and JEP204 are available for free download from the JEDEC website. The...

JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced milestones from its JC-40 and JC-45 Committees for Logic and DRAM Modules: the publication of a new DDR5 multiplexed rank data buffer (MDB) standard; progress toward a multiplexed rank registering clock driver (MRCD) standard; and continued work on the DDR5 multiplexed rank DIMM (MRDIMM) Gen2 roadmap to enable higher-bandwidth D...
Back to Newsroom