-

Chiplet Summit Promotes Higher Design Productivity at Leading-Edge Nodes

Chiplets Help Designers Reduce Time-to-Market

SAN DIEGO--(BUSINESS WIRE)--Chiplet Summit, to be held January 24-26 at the DoubleTree by Hilton San Jose Hotel, will help designers go-to-market faster by using the latest design architecture – chiplets. All the leading semiconductor companies are now using them to speed up design at leading-edge process nodes. The Summit will help designers with the new stage of heterogeneous integration and the new requirement of implementing a die-to-die interface. It will also help them divide up designs properly, add design-for-test and design-for-manufacturing features, and implement both chiplet-level and package-level debug and test. Furthermore, it will offer insight into chiplet markets, packaging, and data management.

The event covers the latest architectures, development methods, and applications. Expert panels will discuss best choices, likely breakthroughs, and long-term trends. Industry-leading keynotes give designers essential information about trends and roadmaps. Speakers represent Intel, Applied Materials, Corigine, proteanTecs, Silicon Catalyst (discussing the $60B US CHIPS Act), and Open Compute Project (OCP).

“Chiplet Summit focuses on bringing the entire chiplet ecosystem together, including designers, packagers, testers, and specialists in integration, interfaces, security, power, and thermals. They must work together throughout the development process to produce successful chips that foundries can manufacture at low cost,” said Chuck Sobey, Summit General Chair.

Supporting Resources -

To obtain a free press registration, contact:

Elizabeth Leventhal, Operations Director
Elizabeth@ChipletSummit.com
+1.760.809.5755

To ask about the program, contact:

Lance Leventhal, Program Chairperson
Lance@ChipletSummit.com
+1.858.756.3327

About Chiplet Summit

Chiplet Summit, produced by Semper Technologies, showcases the mainstream applications, key technologies, and leading vendors that are driving the rapidly expanding chiplet market. It is the first event featuring the trends, innovations, and influencers driving the adoption of chiplets in demanding processor, coprocessor, memory, communications, and AI/ML applications.

To learn more about the Summit, please visit https://chipletsummit.com/.

Contacts

Media and Press Registration Contact:
Elizabeth Leventhal
+1.760.809.5755
Press@ChipletSummit.com

Industry:

Chiplet Summit

Release Versions
English
Hashtags
#chipletsummit

Contacts

Media and Press Registration Contact:
Elizabeth Leventhal
+1.760.809.5755
Press@ChipletSummit.com

More News From Chiplet Summit

Chiplet Summit Announces its Final Keynote Schedule

SAN DIEGO--(BUSINESS WIRE)--Emphasis is on AI applications. The third annual Chiplet Summit, to occur on January 21-23 at the Santa Clara Convention Center, has now set its final keynote schedule. Companies and organizations giving keynotes will be: Synopsys Alphawave Semi Arm Teradyne Cadence Keysight Open Compute Project There will also be short talks by the UCIe Consortium, Silicon Catalyst, and SNIA. Keynote topics will include AI solutions, design methods, memory, interfaces, new packaging...

Chiplet Summit Features the Latest Chip Design Technology

SAN DIEGO--(BUSINESS WIRE)--Chiplet Summit’s 2025 event offers the last word on leading-edge chip design at the Santa Clara Convention Center on January 21-23. The Tuesday tutorials cover advanced packaging technologies, die-to-die interfaces, design methods, working with foundries, and the Open Chiplet Economy. Wednesday sessions cover creating foundry-ready designs, getting the most from high-bandwidth memory (HBM), and system-technology co-optimization (STCO). Thursday panels discuss viable...

Chiplet Summit Announces its Pre-Conference Day Schedule

SAN DIEGO--(BUSINESS WIRE)--Emphasis is on bringing diverse practitioners up to date on all aspects of chiplets. The third annual Chiplet Summit, to occur on January 21-23 at the Santa Clara Convention Center, has now set its pre-conference day schedule for Tuesday, January 21. Tutorial subjects are: Morning (8:30 am-noon): Chiplet Basics Advanced Packaging Methods Introduction to Die-to-Die Interfaces (sponsored by Alphawave Semi) Afternoon (1:00-5:00 pm): Design Methods Working with Foundries...
Back to Newsroom