-

Allegro DVT Extends Leadership in 8K Video Decoding IP

GRENOBLE, France--(BUSINESS WIRE)--Allegro DVT, the leading provider of video semiconductor IP and video compliance streams, today announced the release of its AL-D3x0 family of multi-format 8K60 video decoder IPs. This complete family of multi-format video decoder IP cores enables customers to support video decoding at rates of up to 8K60 and beyond in a compact implementation optimized to a wide range of end market applications.

As video applications shift from 4K to 8K, the industry needs power and cost efficient decoding cores to enable rapid rollout of new generation of devices and solutions capable of supporting such super high resolutions.

With the AL-D3x0 family of products, Allegro is able to address this growing demand by providing highly configurable decoding IP core supporting a variety of selectable codecs such as JPEG, H.264, HEVC, VP9 and AV1. Furthermore, Allegro DVT’s unique and scalable architecture approach offers the best trade-off between silicon size and power consumption and keeps the operating frequency of the resulting 8K solutions at a reasonable level to allow physical implementations in mainstream and cost efficient process node technologies.

Nouar Hamze, CEO of Allegro DVT commented “The D3x0 family of dynamic video decoder IP cores is the culmination of both engineering and marketing effort in bringing together the requirements of vastly different applications and generating solutions that are optimal in terms of power, performance and area for our end customers.” He added “The flexibility of Allegro’s architecture has allowed us to meet the needs of 8K60 decoding requirements across multiple formats and is extendible beyond 8K for evolving 16K and 120fps applications.”

About Allegro DVT

Allegro DVT, headquartered in Grenoble, France, is a world leading company offering digital video processing solutions including compliance streams and video codec semiconductor IPs focused on the H.264, HEVC, AVS2/3, VP9, AV1, VVC standards.

Founded in 2003, Allegro is today a recognized market leader in video compression technologies and has been chosen by more than 100 major IC providers, OEMs and broadcasters.

For more information: https://www.allegrodvt.com/video-ip-compliance-streams/video-silicon-ip-cores/ip-decoder-multi-formats-8k/

Contacts

Allegro DVT


Release Summary
Allegro DVT announced today the release of its AL-D3x0 family of multi-format 8K60 video decoder IPs.

Contacts

More News From Allegro DVT

Allegro DVT Plays a Pivotal Role in Groundbreaking CHASSIS Automotive Base Die Development

GRENOBLE, France--(BUSINESS WIRE)--Allegro DVT announced its contribution to the European CHASSIS program's implementation of the Automotive Base Die chiplet. The 5nm chiplet is set to revolutionize the automotive semiconductor landscape, laying the foundation for the open and standardized chiplet ecosystem that will enable the next generation of software-defined vehicles. The Automotive Base Die acts as the central communication and integration hub for automotive System-on-Chip (SoC) infrastru...

Allegro DVT’s Pulsar Decoder IP Adds Support for AV2 Video Codec

GRENOBLE, France--(BUSINESS WIRE)--Allegro DVT, the leader in Semiconductor Video IPs and Video Compliance Tools, announces the availability its real-time AV2 Decoder IP integrated into its Pulsar™ D400 Series Multi-Standard Decoding IP. This milestone is a follow-up to the company’s announcement in September 2025 that underscored its plans to develop solutions for the emerging AV2 ecosystem spanning both video compliance tools and semiconductor IPs. As global demand for high-quality streaming...

Allegro DVT Launches DWP300 DeWarp Semiconductor IP

GRENOBLE, France--(BUSINESS WIRE)--Allegro DVT, the worldwide leader in Semiconductor Video IPs and Video Compliance Tools announces, the addition of its new DWP300 DeWarp IP to its Zinia Pixel Processing IPs portfolio. This latest innovation further reinforces Allegro DVT’s commitment to delivering comprehensive, high-performance solutions for next-generation imaging and video applications. The new DWP300 DeWarp IP is designed for optimal silicon area and power efficiency while offering flexib...
Back to Newsroom