-

JEDEC to Launch New Raw Card DIMM Designs with DDR5 Clock Drivers, Enhancing Client Computing Memory Performance and Stability at 6400 Mbps and Beyond

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced upcoming raw card designs currently in development in JEDEC’s JC-45 Committee for DRAM Modules in collaboration with the JC-40 and JC-42 Committees. These raw card memory device standards are intended for use in client computing applications such as laptops and desktops and will be supported by related appendix specifications. The forthcoming raw cards will also complement two DDR5 Clock Driver standards published earlier this year: JESD323: DDR5 Clocked Unbuffered Dual Inline Memory Module (CUDIMM) Common Specification and JESD324: DDR5 Clocked Small Outline Dual Inline Memory Module (CSODIMM) Common Specification.

Integrating a Clock Driver (CKD) into a DDR5 DIMM provides numerous advantages, particularly in memory stability and performance, and enhances signal integrity and reliability at high speeds. By regenerating the clock signal locally on the DIMM, a CKD ensures stable operation even at elevated clock speeds. With a DDR5 CKD, DIMM data rates can be increased from 6400 Mbps to 7200 Mbps in the initial version of the standard, and targeting up to 9200 Mbps in future versions.

Available configurations include 1Rank x8, 1Rank x8 with EC4 (4-bit error correction), 2Rank x8, 2Rank x8 with EC4, and 1Rank x16.

In light of industry demand and the need to ensure DDR5 operates reliably at high clock speeds, JEDEC views the addition of a clock driver as a vital solution to these challenges and to our commitment to advancing memory performance,” said Mian Quddus, JEDEC Board of Directors Chairman.

“DIMM suppliers who are JEDEC members can provide advance solutions today, while non-member DIMM suppliers will be able to download design files once they are published by JEDEC,” said John Kelly, JEDEC President. He added, “Membership grants access to pre-publication proposals and provides early insights into active projects like DDR5 CKD. Interested companies are encouraged to contact JEDEC to discover the benefits of membership and join today.”

JEDEC standards are subject to change during and after the development process, including disapproval by the JEDEC Board of Directors.

About JEDEC

JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing over 350 member companies work together in more than 100 JEDEC committees and task groups to meet the needs of every segment of the industry, for manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for download from the JEDEC website. For more information, visit https://www.jedec.org.

Contacts

Emily Desjardins
703-907-7560
emilyd@jedec.org

JEDEC


Release Versions

Contacts

Emily Desjardins
703-907-7560
emilyd@jedec.org

More News From JEDEC

JEDEC’s SOCAMM2: Low Power Compact LPDDR5X Modules Poised to Power Next-Gen AI Servers

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC® Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced it is nearing completion of JESD328: LPDDR5/5X Small Outline Compression Attached Memory Module (SOCAMM2) Common Standard, an upcoming standard for low-profile LPDRAM modules developed specifically for data center AI applications. When published, JESD328 is designed to provide a memory platform that delivers modular, low-power,...

JEDEC Announces Annual Update of DDR5 Serial Presence Detect (SPD) Contents Standard

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, has published the annual release of its JESD400-5D DDR5 Serial Presence Detect (SPD) Contents standard. This latest version 1.4 adds support for memory modules executing up to DDR5-9200 speeds, codes for the new Small Outline Compression Attached Memory Module (SOCAMM2) and expands error logging information for Multiplexed Rank Dual In-Line Mem...

UFS 5.0 Is Coming: JEDEC® Sets the Stage for the Next Leap in Flash Storage

ARLINGTON, Va.--(BUSINESS WIRE)--JEDEC Solid State Technology Association, the global leader in the development of standards for the microelectronics industry, today announced it is nearing completion of the next version of its highly anticipated Universal Flash Storage (UFS) standard: UFS 5.0. Designed for mobile applications and computing systems that demand high performance with low power consumption, UFS 5.0 plans to deliver faster data access and improved performance compared to its predec...
Back to Newsroom