-

Aldec’s New HES FPGA Accelerator Board Targets HPC, HFT and Prototyping Applications Plus Hits the ‘Price/Performance’ Sweet Spot

HENDERSON, Nev.--(BUSINESS WIRE)--Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification for FPGA and ASIC designs, has launched a new FPGA accelerator board for high performance computing (HPC), high frequency trading (HFT) applications and high speed FPGA prototyping. The HES-XCKU11P-DDR4 is a 1U form factor board featuring a Xilinx Kintex® UltraScale+™ FPGA, a PCIe interface and two QSFP-DD connectors (providing a total of up to 400 Gbit/s bandwidth), and which hits the ideal sweet spot between speed, logic cells, low power draw and price.

The new product, which joins Aldec’s popular range of FPGA accelerators and prototyping boards, also features an FMC HPC connector for interfacing with Aldec’s FMC daughter cards; the industry’s widest range of FPGA mezzanine cards and the newest addition of which is the FMC-NVMe high-bandwidth, low-latency memory extension card. In addition, the HES-XCKU11P-DDR4’s FMC HPC connector is compliant with the ANSI/VITA 57.1 standard, and provides easy extension to similarly compliant peripherals.

“When developing this new FPGA accelerator board, our goal was to achieve an ideal compromise between performance, expandability and price, and thus help users rise to some of today’s most advanced computing and/or networking challenges using FPGA acceleration,” comments Zibi Zalewski, General Manager of Aldec’s Hardware Division.

The ‘DDR4’ in the new product’s name reflects its ability to connect with an external DDR4 memory module via a SO-DIMM memory socket while latest generation QSFP-DD connectors enable network acceleration and wired communication projects. As for the Xilinx Kintex Ultrascale+ device at the heart of Aldec’s new board, it is the XCKU11P-FFVE1517 (-3 speed grade) and has 653K system logic cells, 597K CLB flip-flops, 299K CLB LUTs, 21.1Mb total block RAM, 22.5Mb UltraRAM, and 2,928 DSP slices.

Zalewski concludes: “By combining the benefits of this cost-effective Xilinx FPGA with those of the other resources on our new HES board, we have not only created a compact and powerful product suitable for a variety of complex engineering applications, but also done so at an affordable price. We believe our HES-XCKU11P-DDR4 represents a unique and game-changing value proposition for FPGA compute acceleration along with network and storage applications.”

About HES

Aldec offers a portfolio of versatile HES™ FPGA Accelerator boards based on the largest and industry leading FPGAs of the Xilinx® Virtex UltraScale+, UltraScale, Virtex-7 families and Microchip® PolarFire and SmartFusion2 families. The boards are architected to allow for easy expansion using standardized FMC and BPX daughter card connectors.

About Aldec

Aldec Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Design Rule Checking, CDC Verification, IP Cores, Requirements Lifecycle Management, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com

Aldec is a registered trademark of Aldec, Inc. All other trademarks or registered trademarks are the property of their respective owners.

Contacts

Richard Warrilow
Declaration Limited
T: +44 (0)1522 789 000
richardw@aldec.com

Aldec Inc.


Release Versions

Contacts

Richard Warrilow
Declaration Limited
T: +44 (0)1522 789 000
richardw@aldec.com

More News From Aldec Inc.

Riviera-PRO Supports System Simulation of AMD® Versal™ ACAP Designs

HENDERSON, Nev.--(BUSINESS WIRE)--Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification for FPGA and SoC designs, has unveiled the latest release of Riviera-PRO, providing support for system simulation of Versal™ Adaptive Compute Acceleration Platform (ACAP) designs. Versal ACAP, developed by Xilinx/AMD, is a groundbreaking adaptable platform comprising an AI Engine (AIE), Processing System (PS), Programmable Logic (PL), Network on Chip (NoC) and hardened do...

Aldec Releases Automated Static Linting and CDC Analysis for Microchip FPGA and SoC FPGA Designs

HENDERSON, Nev.--(BUSINESS WIRE)--Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification for FPGA and ASIC designs, has updated its popular linting tool ALINT-PRO to enhance the support of Microchip Technology’s Libero® SoC Design Suite. The new release supports automatic conversion of Libero projects into ALINT-PRO’s environment for static linting and clock domain crossing (CDC) analysis of hardware designs in VHDL, Verilog or SystemVerilog. Static linting h...

New TySOM-M Series Targets Low Power, High Security Applications

HENDERSON, Nev.--(BUSINESS WIRE)--Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification for FPGA and ASIC designs, has extended its TySOM family of embedded prototyping boards with the introduction of TySOM-M-MPFS250; the first in a planned series to feature a Microchip PolarFire® SoC FPGA MPFS250T-FCG1152 and to have dual FMC connectivity. Microchip’s PolarFire SoC FPGA boasts low power consumption, impressive thermal efficiency and defense-grade security f...
Back to Newsroom