CORBEIL ESSONNES, France--(BUSINESS WIRE)--Altis Semiconductor, the innovative European based specialty foundry, today announced the release of its fully qualified process design kits for their 130nm specialty technologies: the baseline mixed-mode CMOS (ATS-130-LP), RF-CMOS (ATS-130-RF) and embedded-Flash (ATS-130-FL).
Based on industry-proven Cadence® Virtuoso®v6.1 and OpenAccess® Platform solutions, the new process design kits (PDK) dramatically extend the capabilities of previous versions, with enhanced functionalities and expanded EDA tool support providing customers with faster time to tape out.
The PDKs provide easier maintenance of the different process variants such as low-power, RF, or embedded-flash, as well as for the different metal stack options using the ITDB (Incremental Tech Data Base) and single source concept. Available for 0.13µm ATS130LP/RF/FL, the Altis PDK suite allows designers to rapidly move from concept to silicon thanks to an enhanced “look & feel” user interface targeted for cost-effective Analog/Mixed-Signal design tools and RF-specialty designs. Altis provides the migration scripts to ease the transfer of existing legacy designs to the new PDK structure.
The PDK contains a rich set of SKILL parameterized cell generators and supports advanced interactive and automation technologies such as design-rule-driven editing and the Virtuoso Space-based Router for custom chip, block and device-level routing. Interoperability between the analog and digital flow is enabled to support the mixed-signal design flow. The Virtuoso analog technology file is incrementally augmented with Place & Route information for Cadence Encounter Digital Implementation.
To enable its customers to achieve first-time silicon success, Altis deploys Cadence QRC Extraction and Mentor Graphics® Calibre xRC for parasitic extraction.
Full support of Agilent® Momentum® is offered to enable powerful 3D planar electromagnetic simulations of RF passive components, analysis of high frequency effects related to on-chip interconnects and other critical layout structures. Agilent’s® GoldenGate RFIC simulator has been fully qualified with Altis models and enables full characterization of complete transceivers prior to tape-out. Both tools are seamlessly integrated into the Cadence Virtuoso Platform.
The ATS130 PDK suite comes with silicon-qualified digital, analog and RF library elements, complete sets of low voltage devices (1.2, 1.5V, 3.3V) with an available ATS130FL 5.0V device, and various analog devices that support low-noise and low-power applications. The Altis PDK’s address the demands of complex RFIC and automotive designs with automotive-qualified digital standard cell libraries (gate density up to 203kGates/mm²) and performance enhanced 3.3V and 5V IO pad libraries.
“The new proprietary PDK development for 130nm platforms represents a significantly high value milestone for Altis’ customers”, said Karl Lange, Altis Semiconductor’s Vice President Sales & Marketing, “With extensive EDA tool support, Altis customers have now a comprehensive tool for their complex SoC design and accelerated prototyping. To enable our customers to achieve first-time silicon success, we are continuously improving our process design kit support and qualified design tool implementation.”
About Altis Semiconductor
Altis Semiconductor is an independent and privately held company based in France with an industrial campus in Corbeil-Essonnes, a city 40 km south of Paris. The baseline technologies for Altis come from the proven technology platforms of IBM and Infineon, the former shareholders of Altis. With a robust technology portfolio, proven operational excellence and strict quality compliance, Altis is the ideal foundry partner to serve customers in different markets.
Altis Semiconductor and the Altis logo are trademarks of Altis Semiconductor in France and other countries.
All other trademarks are the property of their respective owners.